Hardware Implementation of a Bilateral Subtraction Filter by Goldberg, Steven et al.
NASA Tech Briefs, November 2009 9
Electronics/Computers
A new approach has been proposed
for increasing astronaut comfort and
speech capture. Currently, the special
design of a spacesuit forms an extreme
acoustic environment making it difficult
to capture clear speech without compro-
mising comfort. The current system,
called Communication-Cap-based Audio
(CCA), relies on a single microphone
placed close to the subject’s mouth.
While this results in clear audio, it also
has problems: wire fatigue, blind mat-
ing, interference with food/drink, need
for custom communication caps, and
not being able to adjust the microphone
during extravehicular activities.
The proposed Integrated Spacesuit
Audio (ISA) system is to incorporate the
microphones into the helmet and use
software to extract voice signals from
background noise. The system would
rely on an array of microphones to en-
hance speech quality. It will feature per-
formance similar to the CCA system
while providing comfort, ease of use,
and logistical convenience. In this study,
the feasibility of using microphone array
beam forming or multichannel noise re-
duction plus a single-channel post-filter
to combat a variety of in-helmet noise
was validated.
The developed multichannel plus
single-channel noise reduction ap-
proach can effectively enhance the in-
telligibility or quality of the speech
from the subject. Using the acoustic
data recorded inside spacesuits, it was
shown that the developed multichan-
nel noise reduction algorithm can help
improve the signal-to-noise ratio (SNR)
by approximately 20 dB in ideal cases,
and 8–12 dB in worst cases. With four
microphones, the multichannel noise
reduction algorithm can yield a 4–5 dB
gain in SNR with no distortion, and
12–15 dB SNR with a moderate amount
of speech distortion. This new ap-
proach is more practical and more ad-
vantageous than the traditional micro-
phone array beam-forming solutions.
This system would be applicable not
only for spaceflight, but also for telecollab-
oration, human-machine interface, hands-
free in-car phone interface, acoustic sur-
veillance, and any kind of system where
wide-area sound sensing is important.
This work was done by Yiteng (Arden)
Huang, Jingdong Chen, and Shaoyan
(Sharyl) Chen of WeVoice, Inc. for Glenn Re-
search Center. 
Inquiries concerning rights for the commer-
cial use of this invention should be addressed
to NASA Glenn Research Center, Innovative
Partnerships Office, Attn: Steve Fedor, Mail
Stop 4–8, 21000 Brookpark Road, Cleve-
land, Ohio 44135. Refer to LEW-18405-1.
Integrated Spacesuit Audio System Enhances Speech Quality
and Reduces Noise
This technology can also be adapted for teleconferencing, telemedicine, wireless voice
communication, and other hands-free communications.
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A bilateral subtraction filter has been im-
plemented as a hardware module in the
form of a field-programmable gate array
(FPGA). In general, a bilateral subtrac-
tion filter is a key subsystem of a high-
quality stereoscopic machine vision sys-
tem that utilizes images that are large
and/or dense. Bilateral subtraction filters
have been implemented in software on
general-purpose computers, but the pro-
cessing speeds attainable in this way —
even on computers containing the fastest
processors — are insufficient for real-time
applications. The present FPGA bilateral
subtraction filter is intended to accelerate
processing to real-time speed and to be a
prototype of a link in a stereoscopic-ma-
chine-vision processing chain, now under
development, that would process large
and/or dense images in real time and
would be implemented in an FPGA.
In terms that are necessarily oversim-
plified for the sake of brevity, a bilateral
subtraction filter is a smoothing, edge-
preserving filter for suppressing low-fre-
quency noise. The filter operation
amounts to replacing the value for each
pixel with a weighted average of the val-
ues of that pixel and the neighboring
pixels in a predefined neighborhood or
window (e.g., a 9×9 window). The filter
weights depend partly on pixel values
and partly on the window size.
The present FPGA implementation of
a bilateral subtraction filter utilizes a 9×9
window. This implementation was de-
signed to take advantage of the ability to
do many of the component computa-
tions in parallel pipelines to enable pro-
cessing of image data at the rate at which
they are generated. The filter can be
considered to be divided into the follow-
ing parts (see figure):
• An image pixel pipeline with a 9×9-
pixel window generator,
•  An array of processing elements;
• An adder tree;
• A smoothing-and-delaying unit; and
• A subtraction unit.
After each 9×9 window is created, the
affected pixel data are fed to the pro-
cessing elements. Each processing ele-
ment is fed the pixel value for its posi-
tion in the window as well as the pixel
value for the central pixel of the win-
dow. The absolute difference between
these two pixel values is calculated and
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Modules like this one are necessary for real-time stereoscopic machine vision.
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used as an address in a lookup table.
Each processing element has a lookup
table, unique for its position in the win-
dow, containing the weight coefficients
for the Gaussian function for that posi-
tion. The pixel value is multiplied by
the weight, and the outputs of the pro-
cessing element are the weight and
pixel-value·weight product. The prod-
ucts and weights are fed to the adder
tree. The sum of the products and the
sum of the weights are fed to the di-
vider, which computes the sum of prod-
ucts ÷ the sum of weights. The output
of the divider is denoted the bilateral
smoothed image.
The smoothing function is a simple
weighted average computed over a 3×3
subwindow centered in the 9×9 window.
After smoothing, the image is delayed by
an additional amount of time needed to
match the processing time for comput-
ing the bilateral smoothed image. The
bilateral smoothed image is then sub-
tracted from the 3×3 smoothed image to
produce the final output.
The prototype filter as implemented in
a commercially available FPGA processes
one pixel per clock cycle. Operation at a
clock speed of 66 MHz has been demon-
strated, and results of a static timing
analysis have been interpreted as suggest-
ing that the clock speed could be in-
creased to as much as 100 MHz.
This work was done by Andres Huertas,
Robert Watson, and Carlos Villalpando of
Caltech and Steven Goldberg of Indelible Sys-
tems for NASA’s Jet Propulsion Laboratory.
Further information is contained in a TSP
(see page 1). NPO-45906
A Bilateral Subtraction Filter is implemented in an FPGA that performs parallel pipeline computations
in a moving 9×9-pixel window.
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Simple Optoelectronic Feedback in Microwave Oscillators
Phase and frequency stability would be enhanced greatly.
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A proposed method of stabilizing mi-
crowave and millimeter-wave oscillators
calls for the use of feedback in optoelec-
tronic delay lines characterized by high
values of the resonance quality factor
(Q). The method would extend the ap-
plicability of optoelectronic feedback
beyond the previously reported class of
optoelectronic oscillators that comprise
two-port electronic amplifiers in closed
loops with high-Q feedback circuits.
The upper part of the figure illustrates
the example of a typical free-running oscil-
lator in a conventional form stabilized
with an external metal radio-frequency
(RF) resonant cavity. The oscillator could
be of any of a variety of types, including
those based on Gunn diodes, impact ava-
lanche transit-time (IMPATT) diodes, kly-
strons, backward-wave tubes, and others.
The maximum Q of a typical resonant
metal cavity ranges from about 104 at an
oscillation frequency of 10 GHz down to
A High-Q Optoelectronic Delay Line would be substituted for the RF resonant cavity of a conventional
free-running oscillator stabilized with an external resonator.
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